Normal view MARC view ISBD view

A VLSI architecture for output probability and likelihood score computations of HMM-based recognition systems

A VLSI architecture for output probability and likelihood score computations of HMM-based recognition systems Nakamura, Kazuhiro; Shimazaki, Ryo; Yamamoto, Masatoshi; Takagi, Kazuyoshi; Takagi, Naofumi - 2015 - Book title: Embedded systems : high performance systems, applied principles and practice--Acession number C20720; pages 129-146

Subjects--Topical Terms:
EMBEDDED SYSTEMS

Place hold
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

A VLSI architecture for output probability and likelihood score computations of HMM-based recognition systems

SOUTHVILLE LIBRARY